


# Realize the Potential of FDSOI in Growing Markets

**ARM**


Will Abbey, GM Physical Design Group  
April-2016

# Market Trends Shaping the Semiconductor Industry






# Planar Fully Depleted SOI 22FD SOI Technology Analysis

# 22FDSOI Technology Cost-effective Alternative to FinFETs?





# Power/Performance Flexibility with Dynamic Back-Gate Bias

- Transistors architected for Back-Gate Biasing (BB)
- High-performance operation with Forward BB (FBB)
- Ultra-low voltage operation with Forward BB (FBB)
- Ultra-low leakage with Reverse BB (RBB)




# ARM POP™ IP Benchmark Reference

- I4LPP optimized high-performance POP IP – 2.6GHz (TT/0.9V/85c)
  - Detailed analysis of Timing Paths
- ARM Artisan® Physical IP Figure of Merit (FOM)
  - Measures tradeoffs of logic & memory architectures
  - Transistor and wire contribution
- Combine FOM with Timing Path Data for accurate new technology predictions




Total Path Delay = %launch + %cell + %inv+buf + %net + %setup + %margin

# Leakage vs. Performance FOM Evaluation





# Total Power (Single Implant) vs. Performance






# Total Power vs. Performance



Selective Back-Gate Biasing concept is in early research and development, final total block power reduction with BBA is an early projection.

# Total Block Level Power vs. Performance @Various Vsupply

22FDSOI Vsupply=0.45V - 0.60V pdk=V0.2\_0.0  
 LN14LPP Vsupply=0.45V - 0.60V pdk=V1.2\_0.1



Selective Back-Gate Biasing concept is in early research and development, final total block power reduction with BBA is an early projection.

# 22FDSOI FOM Benchmark Summary

- Optimized with POP IP and using proper back-gate bias on FDSOI, ARM high-performance CPUs such as ARM Cortex<sup>®</sup>-A72 can achieve similar performance to FinFET technology
  - Back-gate bias can be adjusted dynamically so it allows “performance-on-demand” and power efficiency when the performance is not needed.
- With proper reverse back-gate bias, extremely power-efficient applications such as IoT that uses Cortex-A32/A35 cores on FDSOI can achieve superior total power
- To take advantage of the full FDSOI back-gate optimization opportunities such as selective block level biasing, knowledge in ARM microarchitecture implementation is required
- Detailed implementation knowledge, or the use of ARM CPU POP IP provides insight to maximize the technology entitlement from new technology such as FDSOI

# ARM

# Thank You

The trademarks featured in this presentation are registered and/or unregistered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

Copyright © 2016 ARM Limited

©ARM 2016