What are the advantages of SOI technology?

Silicon-on-Insulator, or SOI, is an innovative semiconductor manufacturing technique that is revolutionising the microelectronics industry. Unlike conventional bulk silicon wafers, SOI wafers feature a thin layer of insulating material, typically silicon dioxide, beneath the active silicon layer. This seemingly simple modification yields significant advantages in terms of performance, power efficiency, and reliability.

SOI technology is not just a incremental improvement, but a fundamental shift in how we build semiconductor devices. Its unique structure enables a new generation of faster, cooler, and more reliable chips.

In this article, we will explore the key benefits of SOI technology and how it is enabling the next wave of microelectronic innovation, from high-performance processors to power-sipping mobile devices and rugged chips for harsh environments.

Improved Performance and Power Efficiency

One of the standout features of SOI is its ability to boost the speed of transistors while simultaneously reducing their power consumption. The secret lies in the insulating layer, which reduces the parasitic capacitance between the active silicon and the substrate.

With less capacitance to worry about, SOI transistors can switch on and off more rapidly, resulting in faster circuit operation. IBM, an early adopter of SOI, reported up to a 25% performance increase in its POWER4 processors compared to similar bulk silicon designs.

But speed is only half the story. By suppressing leakage currents and lowering the capacitive load, SOI also enables significant power savings. AMD’s 90 nm SOI processors consumed 20-30% less power than their bulk silicon counterparts. For battery-powered devices like smartphones, this translates into longer operating times between charges.

Faster and cooler – that’s the promise of SOI technology. It’s like having your cake and eating it too!

Here are some key points to remember about SOI’s performance and power advantages:

• Reduced parasitic capacitance enables faster transistor switching
• Lower capacitive load and suppressed leakage currents cut power consumption
• Performance gains of 20-30% have been demonstrated in real-world chips
• Power savings extend battery life in mobile devices

Enhanced Reliability

In the harsh world of aerospace and defence electronics, reliability is paramount. Chips destined for space missions or military equipment must withstand extreme temperatures, radiation, and electromagnetic interference. Here again, SOI shines.

The buried oxide layer in SOI completely isolates the transistors from the substrate, eliminating a common failure mode known as latch-up. Latch-up occurs when parasitic thyristors formed by adjacent transistors turn on inadvertently, causing a short circuit. By removing the substrate from the picture, SOI makes latch-up a non-issue.

SOI’s isolation also makes it intrinsically resistant to radiation. High-energy particles that would normally cause havoc in bulk silicon by creating charge buildup in the substrate are stopped cold by the insulating layer. This radiation hardness makes SOI a go-to technology for space electronics.

With SOI, we can build chips that keep on ticking, even in the toughest environments imaginable.

To sum up SOI’s reliability advantages:

• Dielectric isolation eliminates latch-up failure mode
• Inherent radiation hardness due to buried oxide blocking charge buildup
• Ideal for aerospace, defence, and other high-reliability applications

Wider Operating Temperature Range

Extreme temperatures, whether the cryogenic cold of deep space or the searing heat of industrial equipment, pose challenges for microelectronics. Conventional bulk silicon chips often need external temperature regulation to keep them within their operating limits. SOI, on the other hand, can take the heat – and the cold.

The key is once again the buried oxide layer. In bulk silicon, temperature fluctuations can cause leakage currents to increase exponentially, leading to thermal runaway and device failure. SOI’s isolation eliminates this leakage path, enabling stable operation over a much wider temperature range.

From the depths of space to the heart of industrial furnaces, SOI chips keep their cool and carry on working.

Some specific examples of SOI’s temperature tolerance:

• AMD’s 180 nm SOI chips were rated for operation from -55°C to +125°C
• NASA has used SOI-based processors in numerous spacecraft and rovers
• Industrial and automotive applications rely on SOI for reliable operation in extreme conditions

Additional SOI Advantages

Beyond its headline-grabbing benefits in performance, power efficiency, and reliability, SOI technology brings a host of other advantages to chip designers and manufacturers. One of these is the potential for higher transistor packing densities.

Because SOI transistors are isolated from the substrate and each other, they can be placed closer together without the risk of unwanted interactions. This tighter packing enables more transistors to be crammed onto a single chip, enhancing functionality and reducing cost per unit.

SOI also offers inherently lower leakage currents, thanks to the insulating layer blocking stray electron flow. This is particularly important for low-power, always-on applications like smartwatches or IoT sensors, where every microamp of current counts.

Designers using SOI can also say goodbye to some of the quirks of bulk silicon, like the need for antenna diodes to dissipate charge buildup during fabrication, or the requirement for body and well taps to control transistor threshold voltages. These simplifications can lead to smaller chip sizes and lower design complexity.

With SOI, chip designers have more freedom to optimise for their specific application, whether it’s packing in more features, cutting leakage to the bone, or simplifying the design process.

In summary, SOI’s additional advantages include:

• Higher transistor densities due to tighter packing
• Lower leakage currents for always-on, low-power applications
• No need for antenna diodes or body/well taps, simplifying design
• Potential for smaller chip sizes and lower cost per unit

SOI Variations for Specific Applications

The basic SOI structure of a thin silicon layer on an insulating substrate is just the starting point. Researchers and chip manufacturers have developed several varieties of SOI, each tuned for specific applications.

One such variant is Ground Plane SOI, or GPSOI. In this type, an additional layer of conductive material, typically a silicide like tungsten silicide (WSi2), is inserted between the buried oxide and the bulk silicon substrate. This conductive layer serves as a ground plane, further reducing the parasitic capacitance between adjacent transistors. GPSOI is particularly well-suited for high-frequency, mixed-signal applications where crosstalk between analogue and digital circuits must be minimised.

Another SOI flavour is Silicon on Sapphire, or SOS. As the name suggests, SOS replaces the typical silicon dioxide insulator with sapphire (Al2O3). Sapphire’s excellent insulating properties and high thermal conductivity make SOS a good choice for high-performance radio frequency (RF) and radiation-hardened applications.

For the ultimate in low collector resistance for bipolar transistors, chip designers can turn to SSOI, or Silicon on Silicide on Insulator. In this variant, a silicide layer is inserted between the active silicon layer and the buried oxide. The silicide provides a low-resistance path for collector current, boosting the performance of bipolar transistors.

With SOI as the foundation, chip architects can mix and match materials to create the perfect combination of performance, power efficiency, and specialised functionality for their application.

To recap, some notable SOI variants include:

• GPSOI (Ground Plane SOI) for reduced crosstalk in mixed-signal designs
• SOS (Silicon on Sapphire) for high-performance RF and radiation hardening
• SSOI (Silicon on Silicide on Insulator) for low collector resistance in bipolar transistors

SOI Manufacturing Options

Just as there are many flavours of SOI designed for specific applications, there are also several manufacturing techniques for producing SOI wafers. Each method has its own advantages and trade-offs in terms of cost, layer thickness control, and defect density.

One of the earliest and most widely used methods is SIMOX, or Separation by IMplanted OXygen. In this technique, a bulk silicon wafer is bombarded with oxygen ions at high energy. The implanted oxygen atoms form a buried oxide layer below the surface of the wafer, leaving a thin layer of silicon on top. SIMOX allows for precise control of the silicon and oxide layer thicknesses, but the high-energy implantation can cause crystal defects.

Wafer bonding is another popular approach. In this method, two silicon wafers, one of which has an oxide layer grown on its surface, are bonded together and then one of the wafers is thinned down to create the active silicon layer. Variants of this technique include BESOI (Bond and Etch-back SOI), which uses a selective etch to remove most of the top wafer, and Smart Cut, developed by Soitec, which uses hydrogen implantation and controlled fracturing to cleave off the excess silicon.

Newer methods aim to improve on the limitations of SIMOX and wafer bonding. NanoCleave, developed by Silicon Genesis, uses a layer of porous silicon as a “release layer” to separate the active silicon from the substrate. Canon’s ELTRAN (Epitaxial Layer TRANsfer) process grows the active silicon layer on a porous silicon surface before bonding it to a handle wafer and separating the layers.

With a variety of manufacturing techniques to choose from, SOI is becoming more accessible and cost-effective for a wide range of applications. As the technology matures, we can expect to see even more innovative methods for crafting the perfect SOI wafer.

Here’s a quick summary of some key SOI manufacturing methods:

• SIMOX (Separation by IMplanted OXygen) – oxygen ion implantation
• Wafer bonding – bond oxidised wafer to handle wafer and thin the top layer
• BESOI (Bond and Etch-back SOI) – selective etching after wafer bonding
• Smart Cut – hydrogen implantation and controlled fracturing
• NanoCleave – uses porous silicon as a release layer
• ELTRAN (Epitaxial Layer TRANsfer) – grows silicon on porous layer before transfer

Conclusion

From its origins in the 1970s to its widespread adoption today, Silicon-on-Insulator technology has proven to be a game-changer for the microelectronics industry. By replacing the bulk silicon substrate with an insulating layer, SOI opens up new realms of performance, power efficiency, and reliability.

We’ve seen how SOI enables faster switching, lower power consumption, and immunity to latch-up and radiation effects. We’ve explored variants like GPSOI, SOS, and SSOI that are tailored for specific applications in RF, mixed-signal, and harsh environments. And we’ve reviewed the various manufacturing methods, from classic techniques like SIMOX and wafer bonding to newer approaches like NanoCleave and ELTRAN.

FAQs